


STK12C88

BLOCK DIAGRAM



POWER SUPPLY CONNECTION OPTIONS

The STK12C88 can be powered in three modes. In the normal mode, 5V is supplied to V_{CCX} and a $100\mu\text{F}$ capacitor is connected to the V_{CAP} terminal, as shown in Figure 1. This datasheet is written assuming that this configuration is used so power supply specifications will refer to V_{CCX} . An optional pull up resistor is shown connected to \bar{B} . This is used to signal that the *AutoStore*TM cycle is in progress.

Optionally, V_{CCX} can be tied to ground and +5V applied to V_{CAP} (Figure 2). This is the data protect

mode in which the *AutoStore*TM function is disabled. If the STK12C88 is operated in this configuration, references to V_{CCX} should be changed to V_{CAP} throughout this data sheet.

In system power mode (Figure 3) both V_{CCX} and V_{CAP} are connected to the +5V power supply without the $100\mu\text{F}$ capacitor. In this mode the *AutoStore*TM function of the STK12C88 will operate. However, the user must guarantee that V_{CCX} does not drop below 3.6V during the 10ms store cycle.




Figure 1: *AutoStore*TM Mode




Figure 2: Data Protect Mode




Figure 3: System Power Mode

MULTIPLE CONTROL INPUTS

The STK12C88 provides dual control pins for each of the primary SRAM control functions, chip enable (\bar{E}), chip select (S) and write enable (\bar{W}). The secondary input carries the suffix "1", e.g. $\bar{E}1$. These multiple inputs are provided for ease of interface to various processors and control chips. They allow such functions as data and program access to the same STK12C88 chip and independent control of the nonvolatile software sequences.

Either control pin from each pair may be used interchangeably. For the sake of brevity, this datasheet references only the non-suffix input per pair but all AC and DC specifications apply to both.

Logical AND and OR chip selection is possible using

the chip select and chip enable input pairs. To select the chip, S or S1 must be active HIGH and \bar{E} or $\bar{E}1$ must be active LOW. The Boolean definition is $(\bar{E} \cdot \bar{E}1) \cdot (S + S1)$. The SRAM write function is enabled when \bar{W} or $\bar{W}1$ is active low.

An additional input, \bar{C} , is provided for more flexible control of the software modes (see software mode selection table). The software sequence can be clocked with \bar{E} or S controlled reads assuming \bar{C} is low, or clocked by \bar{C} if the STK12C88 is already enabled. The Boolean definition of the software clock function is $\bar{C} \cdot (\bar{E} \cdot \bar{E}1) \cdot (S + S1)$. If the additional control is not needed the \bar{C} pin can be tied to 0V. The software clock, \bar{C} , has no effect on SRAM cycles.

HARDWARE MODE SELECTION

| \bar{E} | S | \bar{W} | \bar{G} | \bar{H} | \bar{Z} | \bar{R} | MODE | POWER | NOTES |
|-----------|---|-----------|-----------|-----------|-----------|-----------|------------------------|-----------|-------|
| H | X | X | X | H | H | H | Not selected | Standby | a |
| X | L | X | X | H | H | H | Not selected | Standby | a |
| L | H | H | L | H | H | H | Read RAM | Active | |
| L | H | L | X | H | H | H | Write RAM | Active | b |
| X | X | X | X | L | X | X | Nonvolatile STORE | I_{CC2} | c, d |
| X | X | X | X | X | L | H | SLEEP mode | I_{ZZ} | |
| X | X | X | X | X | X | L | Hardware RESET/ RECALL | Standby | |

SOFTWARE MODE SELECTION

| \bar{E} | S | \bar{C} | \bar{W} | \bar{R} | \bar{H} | \bar{Z} | A ₁₃ - A ₀ (hex) | MODE | I/O | NOTES |
|-----------|---|-----------|-----------|-----------|-----------|-----------|--|---|--|-------|
| L | H | H | H | H | H | H | X | Read SRAM Software Disabled | Output data | |
| L | H | L | H | H | H | H | 0E38 31C7 03E0 3C1F 303F 0FC0 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE | Output data Output data Output data Output data Output data Output high Z | e, f |
| L | H | L | H | H | H | H | 0E38 31C7 03E0 3C1F 303F 0C63 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL | Output data Output data Output data Output data Output data Output high Z | e, f |

Note a: The Boolean expression of chip selection is $(\bar{E} \cdot \bar{E}1) \cdot (S + S1)$.

Note b: Assuming the chip is selected, the Boolean expression for write selection is $(\bar{W} \cdot \bar{W}1)$.

Note c: \bar{H} store operation occurs only if an SRAM write has been done since the last nonvolatile cycle. After the store (if any) completes the part will go into standby mode inhibiting all operations until \bar{H} rises.

Note d: \bar{R} must be held high for t_{HLRL} after \bar{H} otherwise the store cycle may be aborted by the reset request.

Note e: The six consecutive addresses must be in order listed. \bar{W} must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note f: While there are 15 addresses on the STK12C88, only the lower 14 are used to control software modes.



ABSOLUTE MAXIMUM RATINGS⁹

Voltage on input relative to V_{SS} -0.5V to ($V_{CCX} + 0.5V$)
 Voltage on DQ_0 -7 or \bar{B} -0.5V to ($V_{CCX} + 0.5V$)
 Temperature under bias -55°C to 125°C
 Storage temperature -65°C to 150°C
 Power dissipation 1W
 DC output current (1 output at a time, 1s duration) 15mA

Note g: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

($V_{CCX} = 5.0V \pm 10\%$)

| SYMBOL | PARAMETER | COMMERCIAL | | INDUSTRIAL | | UNITS | NOTES |
|-------------|---|---------------|----------------|---------------|----------------|---------|--|
| | | MIN | MAX | MIN | MAX | | |
| I_{CC1}^h | Average V_{CCX} Current | | 155 | | 170 | mA | $t_{AVAV} = 25ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ |
| | | | 135 | | 150 | | |
| | | | 115 | | 130 | | |
| I_{CC2}^i | Average V_{CCX} Current During STORE | | 6 | | 7 | mA | All inputs Don't Care |
| I_{CC3}^h | Average V_{CCX} Current at $t_{AVAV} = 200ns$ | | 25 | | 25 | | |
| I_{CC4}^i | Average V_{CAP} Current During <i>AutoStore</i> TM Cycle | | 4 | | 4 | mA | All inputs Don't Care |
| I_{SB1}^j | Average V_{CCX} Current (Standby, Cycling TTL Input Levels) | | 40 | | 42 | | |
| | | | 36 | | 38 | | |
| | | | 33 | | 35 | | |
| I_{SB2}^j | V_{CCX} Standby Current (Standby, Stable CMOS Input Levels) | | 3 | | 3 | mA | $\bar{E} \geq (V_{CCX} - 0.2V)$ or $S \leq 0.2V$ All others $V_{IN} \leq 0.2V$ or $\geq (V_{CCX} - 0.2V)$ |
| I_{ZZ} | V_{CCX} Current During Sleep Mode | | 10 | | 10 | | |
| I_{ILK} | Input Leakage Current | | ± 1 | | ± 1 | μA | $V_{CCX} = \max$ $V_{IN} = V_{SS}$ to V_{CCX} |
| I_{OLK} | Off-State Output Leakage Current | | ± 1 | | ± 1 | | |
| V_{IH} | Input Logic "1" Voltage | 2.2 | $V_{CCX} + .5$ | 2.2 | $V_{CCX} + .5$ | V | All inputs |
| V_{IL} | Input Logic "0" Voltage | $V_{SS} - .5$ | 0.8 | $V_{SS} - .5$ | 0.8 | | |
| V_{OH} | Output Logic "1" Voltage | 2.4 | | 2.4 | | V | $I_{OUT} = -4mA$ |
| V_{OL} | Output Logic "0" Voltage | | 0.4 | | 0.4 | | |
| V_{BL} | Logic "0" Voltage on \bar{B} Output | | 0.4 | | 0.4 | V | $I_{OUT} = 3mA$ |
| T_A | Operating Temperature | 0 | 70 | -40 | 85 | | |

Note h: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note i: I_{CC2} and I_{CC4} are the average currents required for the duration of the respective STORE cycles (t_{STORE}).

Note j: $\bar{E} \geq V_{IH}$ or $S \leq V_{IL}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

| | |
|--|--------------|
| Input pulse levels | 0V to 3V |
| Input rise and fall times | $\leq 5ns$ |
| Input and output timing reference levels | 1.5V |
| Output load | See Figure 4 |

CAPACITANCE^k ($T_A = 25^\circ C, f = 1.0MHz$)

| SYMBOL | PARAMETER | MAX | UNITS | CONDITIONS |
|-----------|--------------------|-----|-------|----------------------|
| C_{IN} | Input capacitance | 5 | pF | $\Delta V = 0$ to 3V |
| C_{OUT} | Output capacitance | 7 | pF | $\Delta V = 0$ to 3V |

Note k: These parameters are guaranteed but not tested.




Figure 4: AC Output Loading


SRAM READ CYCLES #1 & #2

(V_{CCX} = 5.0V ± 10%)


| NO. | SYMBOLS | | PARAMETER | STK12C88-25 | | STK12C88-35 | | STK12C88-45 | | UNITS |
|-----|---|------------------|-----------------------------------|-------------|-----|-------------|-----|-------------|-----|-------|
| | #1, #2 | Alt. | | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | t _{ELOV} , t _{SHOV} | t _{ACS} | Chip Enable Access Time | | 25 | | 35 | | 45 | ns |
| 2 | t _{AVAV} ^l | t _{RC} | Read Cycle Time | 25 | | 35 | | 45 | | ns |
| 3 | t _{AVQV} ^m | t _{AA} | Address Access Time | | 25 | | 35 | | 45 | ns |
| 4 | t _{GLQV} | t _{OE} | Output Enable to Data Valid | | 10 | | 15 | | 20 | ns |
| 5 | t _{AXQX} ^m | t _{OH} | Output Hold After Address Change | 3 | | 3 | | 3 | | ns |
| 6 | t _{ELQX} , t _{SHQX} | t _{LZ} | Chip Enable to Output Active | 5 | | 5 | | 5 | | ns |
| 7 | t _{EHQZ} , t _{SLQZ} ⁿ | t _{HZ} | Chip Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 8 | t _{GLQX} | t _{OLZ} | Output Enable to Output Active | 0 | | 0 | | 0 | | ns |
| 9 | t _{GHQZ} ⁿ | t _{OHZ} | Output Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 10 | t _{ELICCH} , t _{SHICCH} ^k | t _{PA} | Chip Enable to Power Active | 0 | | 0 | | 0 | | ns |
| 11 | t _{EHICCL} , t _{SLICCL} ^{l, k} | t _{PS} | Chip Disable to Power Standby | | 25 | | 35 | | 45 | ns |

Note l: \bar{W} , \bar{H} , \bar{R} and \bar{Z} must be high during SRAM read and write cycles.
 Note m: Device is continuously selected with \bar{E} and \bar{G} both low and S high.
 Note n: Measured ± 200mV from steady state output voltage

SRAM READ CYCLE #1 (Address Controlled)^{l, m}



SRAM READ CYCLE #2 (\bar{E} or S controlled)^l




SRAM WRITE CYCLES #1 & #2

($V_{CCX} = 5.0V \pm 10\%$)


| NO. | SYMBOLS | | | PARAMETER | STK12C88-25 | | STK12C88-35 | | STK12C88-45 | | UNITS |
|-----|----------------------|----------------------|----------|----------------------------------|-------------|-----|-------------|-----|-------------|-----|-------|
| | #1 | #2 | Alt. | | MIN | MAX | MIN | MAX | MIN | MAX | |
| 12 | t_{AVAV} | t_{AVAV} | t_{WC} | Write Cycle Time | 25 | | 35 | | 45 | | ns |
| 13 | t_{WLWH} | t_{WLEH}, t_{WLSL} | t_{WP} | Write Pulse Width | 20 | | 25 | | 30 | | ns |
| 14 | t_{ELWH}, t_{SHEH} | t_{ELEH}, t_{SHSL} | t_{CW} | Chip Enable to End of Write | 20 | | 25 | | 30 | | ns |
| 15 | t_{DVWH} | t_{DVEH}, t_{DVSL} | t_{DW} | Data Set-up to End of Write | 10 | | 12 | | 15 | | ns |
| 16 | t_{WHDX} | t_{EHDX}, t_{SLDX} | t_{DH} | Data Hold After End of Write | 0 | | 0 | | 0 | | ns |
| 17 | t_{AVWH} | t_{AVEH}, t_{AVSL} | t_{AW} | Address Set-up to End of Write | 20 | | 25 | | 30 | | ns |
| 18 | t_{AVWL} | t_{AVEL}, t_{AVSH} | t_{AS} | Address Set-up to Start of Write | 0 | | 0 | | 0 | | ns |
| 19 | t_{WHAX} | t_{EHAX}, t_{SLAX} | t_{WR} | Address Hold After End of Write | 0 | | 0 | | 0 | | ns |
| 20 | $t_{WLOZ}^{n,o}$ | | t_{WZ} | Write Dnable to Output Disable | | 10 | | 13 | | 15 | ns |
| 21 | t_{WHQX} | | t_{OW} | Output Active After End of Write | 5 | | 5 | | 5 | | ns |

Note o: If \bar{W} is low when either \bar{E} goes low or S goes high, the outputs remain in the high impedance state.
 Note p: \bar{E} or \bar{W} must be $\geq V_{IH}$ or S must be $\leq V_{IL}$ during address transitions.

SRAM WRITE CYCLE #1: \bar{W} CONTROLLED^{p, l}



SRAM WRITE CYCLE #2: \bar{E}, S CONTROLLED^{p, l}



HARDWARE STORE CYCLE

($V_{CCX} = 5.0V \pm 10\%$)


| NO. | SYMBOLS | | PARAMETER | STK12C88 | | UNITS | NOTES |
|-----|---------------|------------|-------------------------------------|----------|-----|---------|-------|
| | Standard | Alternate | | MIN | MAX | | |
| 22 | t_{STORE} | t_{HLBZ} | STORE Cycle Duration | | 10 | ms | n, q |
| 23 | t_{DELAY} | t_{HLQZ} | Time allowed to Complete SRAM Cycle | 1 | | μs | n, r |
| 24 | $t_{RECOVER}$ | t_{HHQX} | Hardware Store High to Inhibit Off | | 200 | ns | q, s |
| 25 | t_{HLHH} | | Hardware Store Pulse Width | 20 | | ns | |
| 26 | t_{HLBL} | | Hardware Store Low to Store Busy | | 300 | ns | |
| 27 | t_{HLRL} | | Hardware Store Set-up to Reset | 300 | | ns | |
| 28 | t_{HLZL} | | Hardware Store Set-up to Sleep | 10 | | ns | |

Note q: \bar{E} and \bar{G} low and S, \bar{R} , \bar{Z} and \bar{H} high for output behavior.

Note r: \bar{E} and \bar{G} low and S, R, and \bar{Z} high for output behavior.

Note s: $t_{RECOVER}$ is only applicable after t_{STORE} is complete.

HARDWARE STORE CYCLE



5

AutoStore™ / POWER UP RECALL


(V_{CCX} = 5.0V ± 10%)

| NO. | SYMBOLS | | PARAMETER | STK12C88 | | UNITS | NOTES |
|-----|----------------------|-------------------|--|----------|-----|-------|---------|
| | Standard | Alternate | | MIN | MAX | | |
| 29 | t _{RESTORE} | | Power Up RECALL Duration | | 550 | μs | t |
| 30 | t _{STORE} | t _{BLBZ} | STORE Cycle Duration | | 10 | ms | n, q, u |
| 31 | t _{VSBL} | | Low Voltage Trigger (V _{SWITCH}) to Busy Low | | 300 | ns | k |
| 32 | t _{DELAY} | t _{BLQZ} | Time Allowed to Complete SRAM Cycle | 1 | | μs | n, q |
| 33 | V _{SWITCH} | | Low Voltage Trigger Level | 4.0 | 4.5 | V | |
| 34 | V _{RESET} | | Low Voltage Reset Level | | 3.6 | V | |

Note t: t_{RESTORE} starts from the time V_{CC} rises above V_{SWITCH}.

Note u: \bar{B} is asserted low for 1μs when discharging through v_{SWITCH}. If an SRAM Write has not taken place since the last nonvolatile cycle, \bar{B} will be released and no STORE will take place.

AutoStore™ / POWER UP RECALL




HARDWARE RESET/RECALL & SLEEP CYCLES

($V_{CCX} = 5.0V \pm 10\%$)


| NO. | SYMBOLS | PARAMETER | STK12C88 | | UNITS | NOTES |
|-----|------------|------------------------------------|----------|-----|---------|-------|
| | | | MIN | MAX | | |
| 35 | t_{RLRH} | Reset Enable Pulse Width | 20 | | ns | |
| 36 | t_{RLHL} | Reset Enable Set-up Time | 0 | | ns | |
| 37 | t_{RLOV} | Reset Cycle Duration | | 550 | μs | q |
| 38 | t_{RHQV} | Reset Disable to Data Valid | | 50 | ns | q, y |
| 39 | t_{RLOZ} | Reset Enable to Output Inactive | | 100 | ns | n, w |
| 40 | t_{ZLZH} | Sleep Enable Pulse Width | 20 | | ns | v |
| 41 | t_{ZLOZ} | Sleep Enable to Output Inactive | | 300 | ns | n, x |
| 42 | t_{ZLHL} | Sleep Enable Set-up Time | 10 | | ns | |
| 43 | t_{ZHQV} | Sleep Disable High to Output Valid | | 550 | μs | q |

Note v: Sleep current, I_{ZZ} , only occurs while $\bar{Z} \leq 0.2V$ and $\bar{R} \geq (V_{CCX} - 0.2V)$ after t_{ZLOZ} .
 Note w: \bar{E} and \bar{G} low and S, Z and H high for output behavior.
 Note x: \bar{E} and \bar{G} low and S, \bar{R} and H high for output behavior.
 Note y: t_{RHQV} is only applicable once t_{RLOV} has been satisfied.

HARDWARE RESET/RECALL CYCLE



SLEEP CYCLE



5

SOFTWARE CYCLES #1 & #2^{aa}


(V_{CCX} = 5.0V ± 10%)

| NO. | SYMBOLS | | PARAMETER | STK12C88-25 | | STK12C88-35 | | STK12C88-45 | | UNITS | NOTES |
|-----|---------------------|---------------------------------------|-------------------------------------|-------------|-----|-------------|-----|-------------|-----|-------|-------|
| | #1 | #2 | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| 44 | t _{AVAV} | | STORE/RECALL Initiation Cycle Time | 25 | | 35 | | 45 | | ns | x |
| 45 | t _{CLOZ} | t _{ELQZ} , t _{SHQZ} | End of Sequence to Outputs Inactive | | 600 | | 600 | | 600 | ns | q, z |
| 46 | t _{AVCL} | t _{AVEL} , t _{AVSH} | Address Set-up Time | 0 | | 0 | | 0 | | ns | z |
| 47 | t _{CLCH} | t _{ELEH} , t _{SHSL} | Clock Pulse Width | 20 | | 25 | | 30 | | ns | z |
| 48 | t _{CLAX} | t _{ELAX} , t _{SHAX} | Address Hold Time | 15 | | 15 | | 15 | | ns | z |
| 49 | t _{RECALL} | | Recall Duration | | 20 | | 20 | | 20 | μs | |


Note z: The software sequence is clocked with \bar{E} or S controlled reads assuming \bar{C} is low, or clocked by \bar{C} if the STK12C88 is already in SRAM read mode. The Boolean definition of the software clock function is $\bar{C} \cdot (\bar{E} \cdot ET) \cdot (S + S1)$.

Note aa: The six consecutive addresses must be in the order listed in the SOFTWARE MODE SELECTION Table - (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. \bar{W} must be high during all six consecutive cycles.

SOFTWARE CYCLE #1: \bar{C} CONTROLLED^{q,aa}



SOFTWARE CYCLE #2: \bar{E} OR S CONTROLLED^{q,aa}



DEVICE OPERATION

The STK12C88 is a versatile memory chip that provides several modes of operation. The STK12C88 can operate as a standard 32K x 8 SRAM. It has a 32K x 8 EEPROM shadow to which the SRAM information can be copied or from which the SRAM cells can be updated. It also offers systems features such as RESET, SLEEP and multiple chip control options. The mode is determined by either the state of the control pins or by execution of software sequences.

NOISE CONSIDERATIONS

The STK12C88 is a high speed memory and so must have a high frequency bypass capacitor of approximately 0.1 μ F connected between DUT V_{CAP} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK12C88 performs a READ cycle whenever \bar{E} and \bar{G} are low and \bar{W} , S , \bar{R} , \bar{Z} and \bar{H} are high. The address specified on pins A_{0-14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \bar{E} , S or \bar{G} , the outputs will be valid at t_{ELQV} , t_{SHQV} or at t_{GLQV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \bar{E} or \bar{G} is brought high or S is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \bar{E} and \bar{W} are low and S , \bar{R} , \bar{Z} and \bar{H} are high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \bar{E} or \bar{W} goes high or S goes low at the end of the cycle. The data on the common I/O pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \bar{W} controlled WRITE or t_{DVEH} or t_{DVSL} before the end of an \bar{E} or S , respectively, controlled WRITE.

It is recommended that \bar{G} be kept high during the entire WRITE cycle to avoid data bus contention on

common I/O lines. If \bar{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \bar{W} goes low.

SOFTWARE NONVOLATILE STORE

The STK12C88 software STORE cycle is initiated by executing sequential READ cycles from six specific address locations. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the software STORE cycle, the following READ sequence must be performed:

- | | | |
|-----------------|------------|----------------------|
| 1. Read address | 0E38 (hex) | Valid READ |
| 2. Read address | 31C7 (hex) | Valid READ |
| 3. Read address | 03E0 (hex) | Valid READ |
| 4. Read address | 3C1F (hex) | Valid READ |
| 5. Read address | 303F (hex) | Valid READ |
| 6. Read address | 0FC0 (hex) | Initiate STORE cycle |

The software sequence can be clocked with \bar{E} or S controlled reads assuming \bar{C} is low, or clocked by \bar{C} if the STK12C88 is already enabled. The Boolean definition of the software clock function is $\bar{C} \cdot (\bar{E} \cdot E1) \cdot (S + S1)$.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \bar{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of READ operations must be performed with the software clock, \bar{C} , low:

| | | |
|-----------------|------------|-----------------------|
| 1. Read address | 0E38 (hex) | Valid READ |
| 2. Read address | 31C7 (hex) | Valid READ |
| 3. Read address | 03E0 (hex) | Valid READ |
| 4. Read address | 3C1F (hex) | Valid READ |
| 5. Read address | 303F (hex) | Valid READ |
| 6. Read address | 0C63 (hex) | Initiate RECALL cycle |

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

AutoStore™ OPERATION

During normal operation, the STK12C88 will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 1 (page 4-2) shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of at least 100µf (± 20%) rated at 6V should be provided for the STK12C88.

If an automatic STORE on power loss is not required then V_{CAP} should be tied directly to the power supply and V_{CCX} should be tied to ground as shown in figure 2 (page 4-2). In this mode, STORE operations may be triggered through software control or the \bar{H} pin. In either event, V_{CAP} must always have a proper bypass capacitor connected to it.

In order to prevent unneeded STORE operations, automatic STORES as well as those initiated by externally driving \bar{H} low will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place.

POWER UP RECALL

During power up, or after any low power condition ($V_{CAP} < V_{RESET}$) an internal recall request will be latched. When V_{CAP} once again exceeds the sense

voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

\bar{H} AND \bar{B} OPERATION

The STK12C88 provides the \bar{H} and \bar{B} pins for controlling and acknowledging the STORE operations. The \bar{H} pin is used to request a hardware STORE cycle. When the \bar{H} pin is driven low, the STK12C88 will conditionally initiate a STORE operation after t_{DELAY} ; an actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The \bar{B} pin is an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when \bar{H} is driven low or after an AutoStore™ cycle is requested and \bar{B} is pulled low, are given time to complete before the STORE operation is initiated. After \bar{H} goes low, the STK12C88 will continue SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when \bar{B} is pulled low it will be allowed a time, t_{DELAY} , to complete. However, any SRAM WRITE cycles requested after \bar{B} transitions low will be inhibited.

The \bar{H} and \bar{B} pins can be used to synchronize multiple STK12C88s while using a single larger capacitor. To operate in this mode the \bar{H} and \bar{B} pins should be connected together and to the \bar{H} and \bar{B} pins from the other STK12C88s. An external pull up resistor to +5V is needed since \bar{B} is an open drain pull down. Do not connect this or any other pull-up to the V_{CAP} pin. The V_{CAP} pins from the other STK12C88 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK12C88s detects a power loss and asserts \bar{B} , the common \bar{H} pin will cause all parts to request a STORE cycle (a STORE will take place in those STK12C88s that have been written since the last nonvolatile cycle).

During any STORE operation, regardless of how it was initiated, the STK12C88 will continue to drive the \bar{B} pin low, releasing it only when the STORE is complete. Upon completion of the STORE operation the STK12C88 will remain disabled until the \bar{H} pin is brought high.

HARDWARE RESET

A hardware RESET cycle is performed when \bar{R} is brought low, interrupting any cycle in progress with the exception of STORE cycles (assuming t_{HLRL} has been satisfied). \bar{R} interfaces directly to the system reset. RESET, which includes an internally-generated RECALL cycle, takes t_{RLQV} to complete as long as $V_{CAP} > V_{SWITCH}$. If \bar{R} is kept low after the RESET is completed all other pins will remain disabled and the current consumption will be I_{SB2} . Bringing \bar{R} high after the RESET has finished (i.e. $t > t_{RLQV}$) enables the SRAM quickly, within only t_{RHQV} .

Control clock priority is, from highest to lowest: \bar{R} ; \bar{Z} ; \bar{H} ; SRAM control pins. For example, if the \bar{Z} and \bar{H} pins are asserted in unison the part will go to SLEEP rather than STORE.

HARDWARE PROTECT

The STK12C88 offers hardware protection against inadvertent STORE operation during low voltage conditions. When $V_{CAP} < V_{SWITCH}$ all externally initiated STORE operations will be inhibited.

*AutoStore*TM can be completely disabled by tying V_{CCX} to ground and applying +5V to V_{CAP} as illustrated in Figure 2. This is the data protect mode; STOREs are only initiated by explicit request using either the software sequence or the \bar{H} pin.

SLEEP MODE

SLEEP mode is initiated by asserting \bar{Z} low. Internally all current loads, including the SRAM array are turned off, reducing current consumption to near zero. This will, of course, cause all SRAM data to be lost. A STORE must be explicitly requested by the user t_{HLZL} before asserting \bar{Z} if the SRAM data is to be preserved. Note that *AutoStore*TM and all other operations with the exception of RESET are disabled when \bar{Z} is low. On the rising edge of \bar{Z} a POWER UP RECALL cycle is initiated lasting t_{ZHQV} so long as $V_{CAP} > V_{SWITCH}$.

LOW AVERAGE ACTIVE POWER

The STK12C88 will draw significantly less current when it is cycled at times longer than 30ns. Figure 5, below, shows the relationship between I_{CC} and READ cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled.

The overall average current drawn by the STK12C88 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READ's to WRITE's; 5) the operating temperature; 6) the V_{CCX} level and; 7) I/O loading.




Fig 5: I_{CC} (max) Reads




Fig 6: I_{CC} (Max) Writes



ORDERING INFORMATION

STK12C88 - Q 35 I

